

# Early-stage Automated Accelerator Identification Tool for Embedded Systems with Limited Area

Parnian Mokri  
pmokri01@tufts.edu  
Tufts University  
Medford, MA, USA

Mark Hempstead  
mark@ece.tufts.edu  
Tufts University  
Medford, MA, USA

## ABSTRACT

Designers are turning toward hardware specialization through the use of application-specific accelerators to provide energy-efficiency and performance. We propose an early detection methodology to identify computationally similar and synthesize-able kernels that are used to build Shared Accelerators (SAs). SAs are specialized hardware accelerators that execute very different software kernels but share the common hardware functions between them. SAs can provide increased coverage if both data flow and control flow similarities between - seemingly very different- workloads are detected.

This work leverages abstract syntax trees (ASTs) generated from clang (part of LLVM) to discover similar kernels among workloads. ASTs provide a level of abstraction well suited to detect commonalities between kernels. Our methodology, ReconfAST, transforms the AST into a new clustered AST (CAST) representation that further removes unneeded nodes and uses a regular expression to match common node configurations. The approach is validated using Mach-Suite, a HLS-ified benchmark suite designed for accelerators in C.

A good Shared Accelerator accelerates workloads—with similar speedup compared to dedicated accelerators—and reduces the resources required for FPGA implementations. SAs constructed with our ReconfAST methodology provide an average speedup of 1.6x. ReconfAST also reduces FPGA resources, we saw a maximum reduction of above 200% in DSP, 75% reduction for LUTs, and 40% reduction for FFs compared to smallest DAs.

## ACM Reference Format:

Parnian Mokri and Mark Hempstead. 2020. Early-stage Automated Accelerator Identification Tool for Embedded Systems with Limited Area. In *IEEE/ACM International Conference on Computer-Aided Design (ICCAD '20)*, November 2–5, 2020, Virtual Event, USA. ACM, New York, NY, USA, 8 pages. <https://doi.org/10.1145/3400302.3415733>

## 1 INTRODUCTION

Dedicated accelerators (DAs) target only one application and are used extensively across a variety of applications such as Internet of Things, wearables, and implantable medical devices due to their high performance and low power characteristics [1]. Industry and

academia have begun research and development into hardware specialization to address the challenge of *Dark Silicon*, or the limits on parallelism enforced by constraints on chip power density [2]. Current design methodologies fail to assist designers in maximizing overall system performance and workload coverage, especially under a specific area constraints.

This paper proposes the use of Shared Accelerators (SAs) to find similarities between seemingly different software kernels from different domains that do not share any obvious commonality, such as libraries and common functions. The functionality of multiple kernels is combined into a single accelerator, which increases workload coverage.

SAs are designed to fill the gap between ASIC and more reconfigurable fabrics such as Dyer and other CGRAs by targeting all similarities between workloads and not focusing only on computation and/or dataflow density of workloads; which minimizes the communication and scheduling overhead [3],[4].

The process of designing SAs presents three main challenges: 1) identifying similarities in software kernels that can use shared hardware; 2) implementing the shared kernel in hardware; and 3) doing so as early in the design process as possible.

Existing methods use either dynamic traces (profilers) or analyze register transfer level (RTL) implementations (e.g. Partial Reconfiguration) to find these similarities. However, both of these approaches require in-depth knowledge of RTL and time-consuming design processes. While data-flow graphs have been used for other EDA tasks, we find that they are not suited for finding hardware similar kernels and lead to false negatives. Xilinx Vivado, an industry tool, is capable of reconfiguring FPGAs at runtime [5]. However, finding similarities between applications is designer's responsibility.

There has been work on leveraging functional programming characteristics to profile workloads [6]. With some extra processing, it is possible to find similarities between applications using this method; however, many applications are not written in functional programming languages. Further, it is difficult to leverage prior work that detects similarities between workloads at binary level because mapping binary/assembly code to RTL design, or back to the high-level source code, is an NP-hard problem [7].

Designing and implementing SAs can also be an obstacle. High-Level Synthesis (HLS) tools are introduced to ease the process of designing accelerators, but they do not help the designer to identify similarities between programs. Other conventional approaches involve modeling workloads as directed acyclic graphs (DAGs), which can be used for scheduling and logic synthesis [5]. Unfortunately, all of the works above suffer from long execution time and the cost of writing RTL[8].

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [permissions@acm.org](mailto:permissions@acm.org).  
*ICCAD '20, November 2–5, 2020, Virtual Event, USA*

© 2020 Copyright held by the owner/author(s). Publication rights licensed to ACM.  
ACM ISBN 978-1-4503-8026-3/20/11... \$15.00  
<https://doi.org/10.1145/3400302.3415733>

Moreano et al. use Data Flow Graphs (DFGs) to find common datapaths; however, based on our experiments and literature in the compiler community, Abstract Syntax Trees are much more efficient to use to find similarities mainly because DFGs are based on assembly/instruction representations (IRs) [8]. Also, the systematic classification of false positives and negatives for DFGs is difficult and relies on heuristics [9, 10].

We leverage other work in the literature that detects similarities in hardware or software kernels. These works range in scope from gate-level to compiler-level solutions. Rao and Kurdahi explored clustering of a digital circuit by extracting regularities both at the gate and system-level RTL [11]. In contrast, our methodology works with HLS tools and source code written in C, C++, or OpenCL. Hassoun and McCreary looked at gates and RTL similarities to find structural regularities in circuits to allow minimization of synthesis, optimization, and layout efforts [12]. We present a methodology to do the same but at source-code level for High-Level Synthesis tools.


Dreweke et al. find duplicate assembly code segments to reduce the code size, which is useful for embedded processors [13]. However, source code has many lines that don't translate into hardware; Moreover, traditional clones don't support hardware similarities for example, add and sub run on the same hardware.

The EDA community has used tree representations of workloads' control and computation behavior since the late 90s [14]. Moreover, finding similarities between kernels using Abstract Syntax Trees (AST) is computationally less expensive than using DFG and CDFGs [15]. Our work expands on literature and provides a method to mark the source code and use HLS to design SAs.

We propose *ReconfAST*, a methodology which expresses applications by an annotated graph, a Clustered Abstract Syntax Tree (CAST), and then identifies similarities among applications using a sub-tree isomorphism algorithm. *ReconfAST* complements existing FPGA tools that enable partial reconfiguration; aiding designers by automatizing the process of identifying which kernels to share and reconfigure. Figure 3 provides an overview of *ReconfAST* and Sections 2 and 3 explain the methodology and its implementation in detail. In Section 4 we show the spectrum of SAs and normalize them to the DAs with the best speedup; we also compare the smallest SA to the sum of smallest DAs.

#### List of contributions in this paper:

- (1) Introducing **shared accelerators** (SAs), a novel way of identifying hardware sharing opportunities in accelerator design.
- (2) **ReconfAST**, an early-stage tool for extracting SA candidates by detaching common kernels using AST representations of source-code.
- (3) Introducing Clustered-AST (**CAST**): A transformed AST representation that removes unnecessary syntax, summarizes common patterns, and aids in the efficient comparison of hardware similar workloads.
- (4) Study of *ReconfAST* on MachSuite (**A HLSfied benchmark suite in c**) demonstrating the potential of SAs to increase coverage.
- (5) FPGA implementations of example SAs and analysis of hardware costs. Classification of workload patterns that result in good and poor performing SA implementations.



(a) Dedicated Accelerators (DAs) (b) Shared Accelerator (SA)  
**Figure 1: Improving workload coverage and area efficiency in many-accelerator systems with Shared Accelerators. Instead of a system with an accelerator dedicated for each kernel, shared accelerators can execute multiple kernels by including all of the hardware for both kernels. Common hardware kernels are automatically discovered and shared, reducing area costs.**

## 2 WHAT NEEDS TO BE ACCELERATED AND HOW TO FIND IT?

### 2.1 Introducing Shared Accelerators

We introduce *Shared Accelerators* (SAs), which resemble the structure of an ASIC implementation of one software kernel but can accelerate two or more distinctly different kernels. Figure 1 shows a simplified example of a system with accelerators for two MachSuite benchmarks, *Stencil2D* and *Viterbi*. Instead of building a separate dedicated-accelerator for each kernel, a single shared accelerator includes hardware for both kernels. Common hardware, in this case a loop with an array multiplication and accumulation, is identified from application source code using our automated *ReconfAST* methodology.

Covering multiple software kernels with the same piece of hardware is not new; there are accelerators in the image processing and signal processing domains that are parameterizable and capable of executing multiple standards. However, this methodology allows designers to identify similarities between very different workloads and application domains.

Shared Accelerators can significantly reduce the usage of on-chip resources. By reducing FPGA resources, or ASIC area, system designers will either be able to reduce system cost, add more accelerators, or use higher performance accelerator implementations to increase workload coverage and performance within the same area budget. There are system architecture concerns, software and runtime concerns with merging multiple accelerators, including the possibility of contention and blocking. There is also the concern that for virtualizing accelerators called from separate contexts, which could potentially increase communication and reduce application performance. In this work, we focus on the identification of shared kernels and leave the system-level concerns to future work.

### 2.2 Why Use Abstract Syntax Trees to Find Shared Kernels

Previous works have shown that Abstract Syntax Trees (AST) are a better choice to find similarities between kernels, and has been used widely in the plagiarism detection community and electronic design automation (EDA) community [16]. Mapping from a node in an AST tree representation to the source code [17] is deterministic, unlike other representations. In this work, we investigate how to use ASTs

to detect similar hardware-patterns and overcome the limitations of common LLVM AST representations.

Designing an accelerator rich architecture is time-consuming given that the designer must deliver performance under physical constraints (e.g., area, power, energy). High-level synthesis (HLS) is used to reduce the design time of individual kernels. Additionally, newer software profiling tools further reduce the complexity of the accelerator selection problem by extracting applications' data dependencies and estimating hardware implications of possible loop optimizations from the source code. These profilers are pessimistic and based on either static analysis [18] or dynamic analysis using dynamic data flow graphs (DDFGs) [19]. These methodologies are good for accelerator selection, but using them to find similarities between applications is time-consuming. In this paper, we propose an approach that uses static abstract syntax trees (ASTs) generated by the compiler. The abstract structure of an AST expresses the underlying computation clearly and the structure is easily extended with additional information, such as data-dependencies. Clang AST supports OpenCL, C, C++ and many functional programming languages such as Haskell and Scala. Therefore, our methodology is very adaptable to early-stage design exploration. Furthermore, finding similarities between trees is much faster and less computationally expensive than between more generalized graphs.

One problem with ASTs is that they can lead to verbose representations that, while representing the same functionality, will have very different AST representations. We provide Listings 1 and 2 as example programs that generate very different ASTs but would result in similar hardware implementations using HLS tools. These two code snippets are represented in Figure 4; the transitional control nodes are illustrated as round yellow nodes, loops that are a counter in hardware are represented by an orange rectangle, and binary computations are octagons. Clearly if an automated tool compared the two raw ASTs it would say that they are different.

### 2.3 What are Clustered Abstract Syntax Trees (CASTs)?

A basic AST does not provide all the information needed to identify hardware-similar software kernels in an efficient and accurate manner. Also at times ASTs, with their verbosity and syntax specific nodes, hide potential matches. We introduce **CAST** a Tree transformation method based on Abstract Syntax Tree (AST) in clang. A CAST representation is designed to be compact, succinct and easy to compare. For example, the two ASTs that represent Listings 1 and 2 are transformed into the same CAST shown in Figure 4 (a).

Literature from the compiler community on the concept of cloning suggests using ASTs to detect similarities between source codes [20]. To design an accelerator, ReconFAST needs to find exact, or near exact, matches between arbitrary fragments of program source code. Since detection is in terms of the program structure, clones can be factored out of the source using conventional transformational methods.

Clang ASTs are produced in two formats; a simple tree with minimum information and a text file with a complete list of attributes. The ReconFAST methodology uses four steps to transform ASTs and create a data-structure that is compact and suitable for finding hardware-similar structures using graph-isomorphism. These steps

are described below.

**Step 1:** Parsing and annotating each AST node with the following information:

**Unique identifier:** A unique number is assigned to each node and will become a vertex in the tree. Tree edges express relations between these identifiers. Unique identifier is used to identify matches and also aid in tying matches back to the source-code.

**Node attribute- node's operational class:** AST nodes have four types. They are either computation based (operation), control based (loops, function declaration, return statement, conditional statements), memory nodes that represent arrays and variable declaration, or nodes that serve to show the scope or parenthesis statements. We modify these classes based on Table 1 to make graph-isomorphism run faster.

**Node attribute- line number in source-code:** In order to calculate dynamic coverage and build a SA with HLS, we must map static nodes to the original source code. We do this by adding source-code line numbers as an attribute of each node, showing where in the source code a specific node was generated.

**Node attribute- operand identifier:** To find potential data dependencies, we add the name of operands as an attribute to the AST nodes.

**Step 2:** Pre-processing and Removal of White-Space/wild-cards

As explained in Section 2, many of the AST nodes do not translate directly to a hardware implementation. Our pre-processing tool identifies these white-space nodes using regular expressions, labels them as *wild-card* and then removes them from the AST while maintaining connectivity of the tree. This stage is done based on our extended experiments with HLS tools. For example, we showed that all declarations become signals in HLS; implicit or explicit expression of variables, due to coding style, results in the same hardware. Parenthesis statements signify the scope of a function, or block of code, which can be detected by any tree traversal and therefore these nodes add no extra information to our methodology.

**Listing 1: Example of similar functionality but different ASTs. A simple for loop with an inline sum. The AST is shown in Figure 4b**

```

1  int a;
2  int b=0, c=0;
3  for (a = 10; a < 20)
4  {
5      a++;
6      c = a+b ;
7  }
9  return 0;
```


**Listing 2: The same functionality with a loop and function call The AST is in Figure 4c**

```

1  int main () {
2      int a;
3      int b=0, c=0;
4      for (a = 10; ...
5          a < 20; ...
6          ++a)
7          {
8              c =
9              callSum (a, b);
10         }
11     return 0;
12 }
```

**Step 3:** Building CAST by Categorizing and Clustering.

CAST nodes classify a program's structure—through the use of high-level control abstractions—which in turn improves the process



**Figure 3: Block diagram of the ReconFAST methodology.** Static ASTs for each workload are generated by the compiler. Before comparing workloads, a pre-processing tool transforms the AST into a Clustered AST (CAST) by removing nodes not amenable to hardware implementation and finding common AST patterns using the CAST library. Candidate regions for shared hardware acceleration between workloads are then identified using sub-graph isomorphism (VF2 algorithm).

Opcode Type	AST Statement	Reg Expression	CAST Node Name
Loop	For(i=0;i<n;i++) For(i=0;i<n;) i=add(i,1) while	For,uOp:opr:val,BinOp:opr:int,bin:Opr,val,W* For,uOp:opr:val,BinOp:opr:int,bin:opr:val,W* while,opr:w,binOp:opr:val,W8	Loop:For:I Loop:For:ExplicitAdder Loop:While
Compute Operation	Binary Unary	BinW*:int,W*:int, UOp:W*:int	BinOp:<Symbol><oprnds><oprnds> UnaryOp:<Symbol><oprnds>
Control	Function Call ret ret if if	FuncCall:W*:returnStmnt with single Literal with Expression (a function or expression) without else statement(not implicit) with else statement(implicit)	Branch:Call:Noret, Bt Branch:Ret:singleLit Branch:Ret:Exp Branch:if:NoElse Branch:If:Else
WildCard	declarations, initialization	decl,Implicit, explicit, paranthesisStmnt,	wildcard (W) node which will be removed


**Table 1: AST library and CAST library** CAST nodes contain the type of control structure and attributes that affect hardware implementation, such as operation type and the datatype. The methodology uses pattern matching to match nodes in the library because many AST patterns can represent the same CAST node.

of finding similar kernels among applications. ASTs are very sensitive to syntax and programmer’s coding style; these styles need to be identified and removed when it comes to finding similarities between kernels through graph isomorphism. We match collections to a single CAST library node using regular expression matching on a depth-first traversal. Each depth-first traversal represents one instruction, which allows our methodology to be flexible enough to identify similar hardware structures with only syntax differences and reduces false-negatives by finding similarities in cases where two trees are similar but have flipped subtrees.

Table 1 formally presents the CAST library. To minimize the effect of coding style on CAST, we use pattern recognition to classify nodes. We use regular expressions to find specific patterns such as operand type, function call, and loop statements. Not all patterns are included, just the AST patterns which might have slightly different AST sub-trees but result in the same hardware representation - i.e. different loop types. Our transform methodology identifies all of these patterns in the library and replaces them with the appropriate CAST node. The following paragraphs describe each of the major types of CAST nodes and their features.

**Loops:** Whether the programmer uses a *while* or *for* loop, the hardware translation of the loop logic will be the same, essentially an adder and a comparator. The practice of discerning workload similarity based on loops has been studied before [21]. Loops are chosen as a class in our CAST library because normally the majority of dynamic time spent in workloads is inside loops, with many loops performing similar functions between kernels. Our CAST library also preserves the structure of nested loops.

**Compute Operations :** In the CAST library, we only have two types of operations: binary and unary. It is possible that one operation is repeated enough times within all kernels waiting to be accelerated that implementing that operation would speed up the entire workload. The specific operation (ADD, MULT, LOGICAL) is not typically in the AST and is added in our methodology. The datatype of an operation (e.g int or float) is important for some CAST nodes and their hardware implementations. That is why some of the nodes in Table 1 are given a unique identifier for each operand datatype. In an AST the datatype of an operation is not on the node itself, but in fact indicated by child nodes in the tree. Thus, the methodology matches these patterns into a single CAST node. If operand of



**Figure 4: The same CAST can represent two different ASTs. Two snippet of code with similar functionality but have different syntax as seen in Listings 1 and 2 . Octagons are computational related nodes, rectangles are for loop and control class. The round nodes denote nodes that won't translate into hardware such as variable declaration and statements(wild-card patterns) which is about 52% of nodes in this AST and are denoted by a shadow on the nodes.**

	bfsB	bfsQ	fft-strided	gemm-bb	gemm-ncu	md-Grid	NW	spmvE	stencil2d	stencil3d	viterbi
bfsB		81	74	0	98	0	45	0	0	72	72
bfsQ	87		74	72	74	0	74	0	72	74	74
fftStrided	0	0		54	24	0	0	24	24	50	54
gemm-bb	17	0	0		99	0	0	0	94	17	99
gemm-ncu	99	0	0	98		0	98	0	90	98	98
md-Grid	78	78	0	0	11		7	5	11	0	11
nw	96	0	0	0	0	95		0	98	12	99
spmvE	78	5	5	18	9	5	2		18	5	62
stencil2d	98	0	7	99	94	0	7	0		7	94
stencil3d	89	11	50	0	89	0	98	11	99		43
viterbi	0	0	3	3	0	3	99	3	3	0	

**Figure 5: Maximum Dynamic Coverage (percentage of total execution time) measured of the matching (isomorphic) sub-graphs found between the CASTs of each workload (fraction of time of the row workload that matched with the column workload). The dynamic execution time was measured using the Valgrind suit's callgrind tool. The values reported are respective to workload on the row labels total execution time, hence for the same order the results are asymmetry in the table.**

binary operation is an array, HLS will add extra control (LUT and

FF). Also, if the type of operand is a float, more resources will be used than when operands are integers. Since ReconfAST aims to find functionally similar hardware across kernels, in this step we differentiate between these patterns.

**Control:** Control nodes are a separate category in the CAST library. These nodes should be generalized to reflect hardware implementations and remove false negatives. For example, an identical series of instructions under an *if* statement in *workload1* and an *else* statement in *workload2* should match when the CAST trees are compared. Function calls and returns are in the control category in the CAST library. These nodes will be removed later, as we show in section 3.2. With future communication modeling in mind, function calls that return values, such as integer or float, are differentiated from void functions.

**Wild-cards:** Parenthesis, declaration, and other statements that would show the scope of instructions/loops/functions or show whether a variable has been defined as implicit or explicit.

**Step 4: Adding Notations for Data Dependencies.** We consider three types of Data Dependencies and examine their effect on hardware and HLS optimizations. **Data Dependency from Outside the map** These types of dependencies affect any optimizations, including data parallelization methods like loop unrolling and pipelining. **Data Dependency Inside the map** This type of dependency negatively impacts HLS optimizations which cause SAs to under-perform DAs consistently (i.e. fft-bbgemm in Figure 6). For this work, we keep track of data dependency inside the map to use it later to analyze hardware impact; future work would use this notation to automatically regulate DD in both SA and DA and filter out matches. **Data Dependency from the map to outside** We found that the designer's choice of the communication channel for this type of dependency affects the overall communication overhead. Again, automating this process is left for future work.


Data-dependency edges are annotated differently and transfer from ASTs to CAST (i.e. the dashed edge in Figure 4a). We exclude data dependency edges when computing isomorphism to speed up the computation based on previous work [22].

We conducted a study of workload coverage using benchmarks from Machsuite. The results are found in Figure 5. We see high coverage for a range of very different workloads.


When choosing which accelerators to build, isomorphic subtrees are only accepted if they're considered hot-code. In Figure 5 dynamic coverage is calculated by identifying the kernels that match between pairs of workloads and measuring how often that shared kernel is called while the workload is running. Dynamic execution time is not symmetric between pairs of workloads. For example, if one kernel matches in workload 1 but it is called a million times vs. once in workload 2, then the kernel will contribute more to the dynamic coverage of workload 1.

### 3 IMPLEMENTATION

*ReconfAST* is built on the front-end of the LLVM-clang suite. Clang is used to generate the ASTs. All the workloads in our paper are written in C/C++ but the tool can support OpenCL and some functional languages. Our tool transforms ASTs into the CAST representations using python transformation scripts. The CAST of each workload is fed into a subgraph isomorphism, the VF2 library. VF2



(a) The size of Best-DA (FFs) is divided to size of all SAs



(b) The latency of all SA optimizations is normalized to the best DA

**Figure 6: Latency of SA over DA with different optimizations and the area overhead that it introduces to the system. ReconfAST finds all the possible SAs, with different implementations of SAs, based on the size of shared part, how much of original kernel the shared parts cover, the data dependencies between the shared part and the unique parts of the SAs. Designers must analyze the range of potential implementations and the system resource costs.**

(or other algorithms for graph isomorphism) has not been, to the best of our knowledge, ever applied to ASTs for use in high-level HLS hardware identification. We then validate the methodology by measuring the dynamic coverage using Valgrind/Callgrind and then analyze the hardware with Vivado HLS. We use Clang version 3.7.0 for static analysis, Valgrind-3.10.1 for dynamic analysis, and

vivado\_HLS 2019.2 for our evaluation. The VF2 algorithm, implemented in python, is used to identify similarities among CASTs [23]. To evaluate our methodology, we use the Machsuite benchmark suite for accelerator-based applications [24]. These applications range from signal processing, math, and linear algebra. All workloads for Machsuite have been written in HLS-compatible C code [24]; namely, they follow suggested syntax and structure in the Xilinx HLS manual. Additionally, there are no in-line functions, and the size of the arrays are fixed. We use HLS to implement kernels, and by applying HLS optimizations we design about 10000 accelerators. Although we implemented all these kernels on a zynq board, we have also designed them on Vertex 7 and ASIC using appropriate tools. We chose the best DA (lowest latency and smallest number of DSPs) as the baseline. All designs were done and evaluated using our automated methodology with no manual input.

### 3.1 Choosing Acceleration Candidates

We automatically find all the possible matches between two workloads between two different domains however not all maps result in speed up. We used several empirically determined thresholds. These can be fine-tuned to match specific workloads and specific values are not integral to the proposed methodology.

**CAST Coverage** We implemented maps with different dynamic coverage percentages. In our experiments we observed that maps with less than 15% coverage were not efficient. Though, the type of nodes was critical in our selection too. Bear in mind that each CAST node can represent much larger AST sub-trees and can contain a combination of operations and their operands or a loop and an operation and its operands. **Dynamic Coverage** We used callgrind from valgrind to separately estimated dynamic time of all possible maps between kernels. Each kernel is matched to others and has at least two maps. We show the dynamic time of the largest map between pairs of workloads in Figure 5. Loosely based on Amdahl’s law, we only implemented maps that have more than 50% of dynamic time.

### 3.2 Building Workloads’ CASTs

Following steps 1 to 4 we express all workloads using our graph transformation algorithm. Our primary experiments showed that workloads spend most of their time in user-defined functions and standard libraries. Therefore, in our implementation, we generate ASTs for all libraries and look for similarities in both user code and shared libraries.

Also, if the subgraph is too small—smaller than an operation and its operand subgraph in our case this measures to two CAST nodes—to design an accelerator for, the subgraph will not be considered. Considering the overhead of using the SAs, the time it takes to relay the control to SA and data movement to and from the SA, any smaller subgraph would be too fine-grained to design in hardware.

### 3.3 Maps: Isomorphic Subgraphs/Subtrees Between a Pair of Workloads

Our methodology finds statically similar software kernels in pairs of workloads by evaluating if two subgraphs are isomorphic. In this work, we use subgraph and subtrees interchangeably, since the VF2 algorithm is a subgraph-isomorphic algorithm but checks for the

shape of the graph and detects trees [25]. ReconfAST only expresses kernels with trees, which reduces the complexity of the comparison to  $(O(nm))$ , where  $n$  is the total number of nodes in Graph 1 and  $m$  is total node in Graph 2 [25].

To design shared accelerators, we utilize all the information from ASTs structure and apply the VF2 algorithm only on depth-first subtrees with leaves in a recursive manner starting from the root of the CAST trees. The inputs to VF2 are the intermediate states, that track whether subgraph isomorphism has been detected between two subgraphs and will stop at the largest isomorphic subtree. This is a computationally effective approach for finding similarities between two workloads. These isomorphic subgraphs, referred to as *maps*, are the candidates for shared hardware structures in a SA.

To judge the efficacy of Shared Accelerator candidates we need to estimate the shared subtree’s fraction of total execution-time. We flagged the beginning and the end of each of the shared maps in the workload’s source code and fed them through Callgrind and Valgrind to provide an estimate of execution-time of the maps. ReconfAST finds 1.) large maps responsible for big fraction of dynamic execution time and 2.) smaller maps that are repeated across many workloads and contribute to system-wide execution-time.

### 3.4 Pruning Maps with Data Dependencies


This is the last step for pruning the maps and selecting an efficient SA. The characteristics of hardware synthesized with HLS is highly influenced by different compiler optimizations and coding styles. In addition, some patterns in the code translate to fixed hardware modules; for example, a loop often translates to a counter no matter what coding style is used. Each line of source-code translates to a depth-first-traverse sub-tree in ASTs. Using this structure our post processing script finds boundaries of functions and loops, then uses regular expression to find instances of data dependencies, and adds a different class of edge to the AST. Maps with similar data dependency structures were more efficient to implement as SAs.

## 4 RESULTS AND EVALUATION


Designers must analyze the range of potential implementations and the system resource costs. In this section, we compare SAs to their respective DAs regarding the size of the shared part, how much of the original kernel the shared parts cover, and the data dependencies between the shared part and the unique parts of the SAs. We evaluated the ReconfAST methodology to show, first, that it can be used to detect Shared Accelerators that cover a significant fraction of the workload. We presented these results already in Figure 5.

Next, we evaluate the hardware implementations of Shared Accelerators. Using HLS—vivadoHLS 2019.2— for FPGA, we show that the Shared Accelerators built from the matched isomorphic subgraphs reducing area usage in FPGA implementations. We discovered that some Shared Accelerator implementations are less efficient, and we analyze the software patterns that cause inefficient hardware implementations. We compared each workload in Machsuite with all other workloads in the suite using the *ReconfAST* methodology. The tool finds the largest isomorphic sub-trees between workloads, which is the way to ensure the best coverage between workloads with little hardware overhead.

We have designed SAs using ReconfAST; we applied 15 different optimizations to both SAs and DAs, then we chose the best DA




(a) Change in resources compares to the sum of both DAs.



(b) The speedup of each kernel is compared to the best performing DA.

**Figure 7: Examples of good SAs. An SA for the two kernels is implemented using HLS. Change in area utilization normalized to the cost of the sum of the DAs with smallest number of DSPs; Speedup is calculated with respect to the Dedicated Accelerator.**



**Figure 8: Evaluating ReconfAST SA candidates using Vivado HLS**

(highest speedup) and normalize SAs to it. There are cases with same speedup but multiple area costs, we show the one with least DSP and then least FF; more than 10000 cases in total were considered. Figure 6 shows a selection of these designs when the resources are normalized to the best DA implementation. In most cases, DAs had better speedup than SAs and if the SA has better speedup the area usage has increased. In general, building DAs is more expensive, in most of our experiments two DAs cost more resources than the SA that covers both workloads.

We noticed that designing an efficient shared-accelerator is possible when 1.) CAST subtrees had 2 or more nodes; 2.) CAST coverage was **continuous** and not result of multiple instances of smaller subtree; 3.) The dynamic coverage of the isomorphic-subtree was more than 50% based on Figure 5.

## 4.1 Efficient SAs in FPGAs

FPGAs are increasingly used to provide hardware acceleration for a range of applications from the data center to embedded systems. With on-chip SoC interconnect as well as an instruction interface with the ARM ISA, Xilinx zynq FPGAs are an excellent platform to evaluate both **loosely-coupled** and **closely-coupled** accelerators. The point of this evaluation is to show the hardware costs of SAs compared to DAs and speedup of SAs compared to dedicated accelerators.

We analyze examples of good Shared Accelerators discovered from Machsuite and present them in Figure 7. **Efficient SAs**, in our definition, are shared accelerators that reduce resource requirements with comparable speedup to the DAs. Figure 7 shows a selection of implementations made using HLS. Figure 7 presents the change in FPGA resources with a bar for LUTs, FFs, DSP slices, and BRAMs—of a single SA compared to the sum of area for two DAs. Both SA and DA have the smallest DSP and FF usage and the best speedup among that range. In these examples, SAs reduce area utilization and offer similar speedup to DAs. In two cases, stencil2d-bbgemm and viterbi-bbgemm, stencil2d and viterbi are larger than bbgemm and have similar data dependency edges, allowing bbgemm to unroll on the bigger core resulting in higher speedup.

## 5 CONCLUSION AND FUTURE WORK

ReconfAST is an high-level tool to find similarities between kernels that enables the design of **shared accelerators**. SAs are application specific accelerators that can accelerate more than 1 workload; and are especially useful when there is a system-wide area constraint and DAs for all necessary kernels won't fit. We show cases that SAs can have speedup (on average 1.6x) over the DAs and discussed the conditions for this unusual observation.

We have evaluated our tool by designing accelerators based on ReconfAST on Machsuite and implementing them in FPGAs using High-Level Synthesis tools. We have implemented different maps and applied 15 different optimizations to both SAs and DAs; (including loop pipelining and unrolling, array partitioning and reshaping, dataflow, resource, and their combinations); this resulted in over 10,000 implementation examples. We then analyzed the characteristics of the ReconfAST results, the isomorphic subtrees, that would result in an efficient accelerator.

Future work will focus on will expand our tools to efficiently and automatically find similarities between more than two applications and implementing the SAs as **loosely-coupled** accelerators in an SoC.

## REFERENCES

- [1] H. Cherupalli, H. Duwe, W. Ye, R. Kumar, and J. Sartori, "Determining application-specific peak power and energy requirements for ultra-low-power processors," *ACM Trans. Comput. Syst.*, vol. 35, no. 3, pp. 9:1–9:33, Dec. 2017. [Online]. Available: <http://doi.acm.org/10.1145/3148052>
- [2] M. Taylor, "A landscape of the new dark silicon design regime," *Micro, IEEE*, Sept-Oct. 2013.
- [3] S. Liang, S. Yin, L. Liu, Y. Guo, and S. Wei, "A Coarse-Grained Reconfigurable Architecture for Compute-Intensive Mapreduce Acceleration," *IEEE Computer Architecture Letters*, vol. PP, no. 99, pp. 1–1, 2015.
- [4] J. Benson, R. Cofell, C. Frericks, C.-H. Ho, V. Govindaraju, T. Nowatzki, and K. Sankaralingam, "Design, integration and implementation of the DySER hardware accelerator into OpenSPARC," in *2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)*, Feb. 2012, pp. 1–12.
- [5] C. Yu, M. Ciesielski, M. Choudhury, and A. Sullivan, "DAG-aware Logic Synthesis of Datapaths," in *Proceedings of the 53rd Annual Design Automation Conference*, ser. DAC '16. New York, NY, USA: ACM, 2016, pp. 135:1–135:6. [Online]. Available: <http://doi.acm.org/10.1145/2897937.2898000>
- [6] D. Koeplinger, C. Delimitrou, R. Prabhakar, C. Kozyrakis, Y. Zhang, and K. Olukotun, "Automatic generation of efficient accelerators for reconfigurable hardware," in *Proceedings of the 43rd International Symposium on Computer Architecture*, ser. ISCA '16. Piscataway, NJ, USA: IEEE Press, 2016, pp. 115–127. [Online]. Available: <https://doi.org/10.1109/ISCA.2016.20>
- [7] L. Luo, J. Ming, D. Wu, P. Liu, and S. Zhu, "Semantics-based obfuscation-resilient binary code similarity comparison with applications to software plagiarism detection," in *Proceedings of the 22Nd ACM SIGSOFT International Symposium on Foundations of Software Engineering*, ser. FSE 2014. New York, NY, USA: ACM, 2014, pp. 389–400. [Online]. Available: <http://doi.acm.org/10.1145/2635868.2635900>
- [8] M. Tufano, C. Watson, G. Bavota, M. Di Penta, M. White, and D. Poshyvanyk, "Deep learning similarities from different representations of source code," in *2018 IEEE/ACM 15th International Conference on Mining Software Repositories (MSR)*, 2018, pp. 542–553.
- [9] N. Moreano, E. Borin, C. d. Souza, and G. Araujo, "Efficient datapath merging for partially reconfigurable architectures," *Trans. Comp.-Aided Des. Integ. Cir. Sys.*, vol. 24, no. 7, pp. 969–980, Nov. 2006. [Online]. Available: <http://dx.doi.org/10.1109/TCAD.2005.850844>
- [10] N. Dahm, H. Bunke, T. Caelli, and Y. Gao, "Efficient subgraph matching using topological node feature constraints," *Pattern Recognition*, vol. 48, no. 2, pp. 317–330, Feb. 2015. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0031320314002180>
- [11] D. S. Rao and F. J. Kurdahi, "On clustering for maximal regularity extraction," *Trans. Comp.-Aided Des. Integ. Cir. Sys.*, vol. 12, no. 8, pp. 1198–1208, Nov. 2006. [Online]. Available: <http://dx.doi.org/10.1109/43.238612>
- [12] S. Hassoun and C. McCreary, "Regularity extraction via clan-based structural circuit decomposition," in *Proceedings of the 1999 IEEE/ACM International Conference on Computer-aided Design*, ser. ICCAD '99. Piscataway, NJ, USA: IEEE Press, 1999, pp. 414–419. [Online]. Available: <http://dl.acm.org/citation.cfm?id=339492.340051>
- [13] A. Dreweke, M. Worlein, I. Fischer, D. Schell, T. Meinel, and M. Philippsen, "Graph-based procedural abstraction," in *Proceedings of the International Symposium on Code Generation and Optimization*, ser. CGO '07. Washington, DC, USA: IEEE Computer Society, 2007, pp. 259–270. [Online]. Available: <https://doi.org/10.1109/CGO.2007.14>
- [14] K. Nepal, Y. Li, R. I. Bahar, and S. Reda, "Abacus: A technique for automated behavioral synthesis of approximate computing circuits," in *2014 Design, Automation Test in Europe Conference Exhibition (DATE)*, March 2014, pp. 1–6.
- [15] M. White, M. Tufano, C. Vendome, and D. Poshyvanyk, "Deep learning code fragments for code clone detection," in *2016 31st IEEE/ACM International Conference on Automated Software Engineering (ASE)*, 2016, pp. 87–98.
- [16] E. Fauzi, B. Hendradjaya, and W. D. Sunindyo, "Reverse engineering of source code to sequence diagram using abstract syntax tree," in *2016 International Conference on Data and Software Engineering (ICoDSE)*, Oct 2016, pp. 1–6.
- [17] F. M. Lazar and O. Banias, "Clone detection algorithm based on the abstract syntax tree approach," in *2014 IEEE 9th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)*, May 2014, pp. 73–78.
- [18] B. C. Schafer and K. Wakabayashi, "Divide and conquer high-level synthesis design space exploration," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 17, no. 3, pp. 29:1–29:19, Jul. 2012. [Online]. Available: <http://doi.acm.org/10.1145/2209291.2209302>
- [19] G. Zhong, A. Prakash, Y. Liang, T. Mitra, and S. Niar, "Lin-Analyzer: A high-level performance analysis tool for FPGA-based accelerators," in *2016 53rd ACM/EDAC/IEEE Design Automation Conference (DAC)*, Jun. 2016, pp. 1–6.
- [20] L. Büch and A. Andrzejak, "Learning-based recursive aggregation of abstract syntax trees for code clone detection," in *2019 IEEE 26th International Conference on Software Analysis, Evolution and Reengineering (SANER)*, Feb 2019, pp. 95–104.
- [21] A. Phansalkar, A. Joshi, L. Eeckhout, and L. K. John, "Measuring program similarity: Experiments with spec cpu benchmark suites," in *IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.*, March 2005, pp. 10–20.
- [22] A. K. C. Wong and M. You, "Entropy and distance of random graphs with application to structural pattern recognition," vol. PAMI-7, no. 5, pp. 599–609.
- [23] Y. R. Lee, B. Kang, and E. G. Im, "Function Matching-based Binary-level Software Similarity Calculation," in *Proceedings of the 2013 Research in Adaptive and Convergent Systems*, ser. RACS '13. New York, NY, USA: ACM, 2013, pp. 322–327. [Online]. Available: <http://doi.acm.org/10.1145/2513228.2513300>
- [24] B. Reagen, R. Adolf, Y. Shao, G.-Y. Wei, and D. Brooks, "MachSuite: Benchmarks for accelerator design and customized architectures," in *2014 IEEE International Symposium on Workload Characterization (IISWC)*, Oct. 2014, pp. 110–119.
- [25] R. Y. Pinter, O. Rokhlenko, D. Tsur, and M. Ziv-Ukelson, "Approximate labelled subtree homeomorphism," *Journal of Discrete Algorithms*, vol. 6, no. 3, pp. 480–496, Sep. 2008. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S1570866707000780>